
At the 2026 World Artificial Intelligence Conference, Enflame, a Chinese AI chip developer, unveiled a sample AI chip jointly developed with Shanghai Xianfeng Technology using glass-based Chip-on-Panel-on-Substrate (CoPoS) technology. This represents a shift in how AI chips can be assembled at the panel level, though the article does not provide details on when the technology will reach production or how it compares to existing solutions.
Summaries like this, in your inbox every morning.
Sign up free →What happened
Chinese AI chip developer Enflame showcased an AI chip sample at the World Artificial Intelligence Conference (WAIC) 2026, created jointly with Shanghai Xianfeng Technology using glass-based Chip-on-Panel-on-Substrate (CoPoS) technology.
Why it matters
CoPoS is a panel-level advanced packaging approach that differs from traditional chip assembly methods, potentially offering new design possibilities for AI hardware manufacturers looking to optimize performance and cost.
What to watch
The article does not specify availability, pricing, production timeline, or competitive performance metrics for the glass-based CoPoS sample.
At the World Artificial Intelligence Conference (WAIC) 2026, Enflame, a Chinese AI chip developer, jointly showcased an AI chip sample with Shanghai Xianfeng Technology that employs glass-based Chip-on-Panel-on-Substrate (CoPoS) technology. CoPoS is a panel-level advanced packaging methodology that represents a departure from conventional chip assembly. The use of glass as the substrate material in this panel-on-substrate approach distinguishes it from traditional approaches. The article does not provide information on the sample's performance specifications, manufacturing timeline, cost structure, or competitive positioning against other advanced packaging solutions in the market.
Enflame's debut of a glass-based CoPoS AI chip sample at WAIC 2026 signals a shift in advanced packaging strategies within China's AI hardware sector. CoPoS represents a panel-level assembly approach that moves away from traditional discrete chip packaging, potentially offering manufacturers greater flexibility in layout and integration. The joint effort with Shanghai Xianfeng Technology, a supplier or partner in panel-level technology, suggests collaboration across the supply chain to advance this alternative packaging method. While the article does not disclose performance metrics, cost advantages, or production readiness, the public showcase at a major AI conference indicates the technology has reached at least a demonstration phase.
AI-summarized, only the topics you pick — one digest a day via Email, Slack, or Discord.
Free · takes 30 seconds · unsubscribe anytime
No discussion yet for this article
Get curated AI news from 200+ sources delivered daily to your inbox. Free to use.
Get Started FreeFree · takes 30 seconds · unsubscribe anytime
1 minute a day. The AI essentials.
200+ sources · Email / LINE / Slack